Fast Hardware Algorithm for Division in GF($2^m$) Based on the Extended Euclid’s Algorithm With Parallelization of Modular Reductions

Katsuki Kobayashi, Student Member, IEEE, and Naofumi Takagi, Senior Member, IEEE

Abstract—We propose a fast hardware algorithm for division in GF($2^m$) based on the extended Euclid’s algorithm. The algorithm requires only one iteration to perform the operations that correspond to the ones performed in two iterations of previously reported division algorithms. Since the algorithm performs modular reductions in parallel by changing the order of execution of the operations, a circuit based on this algorithm has almost the same critical path delay as the previously proposed ones. The circuit computes division in $m$ clock cycles, whereas the previously proposed circuits take $2m-1$ or more clock cycles.

Index Terms—Division, Euclid’s algorithm, Galois field, hardware algorithm.

I. INTRODUCTION

Galois field GF($2^m$) has many applications, particularly in elliptic curve cryptography. To accelerate such applications, high-speed implementation of arithmetic operations in GF($2^m$) is required. Among basic arithmetic operations in GF($2^m$), division takes the maximum time. In this brief, we propose a fast hardware algorithm for division in GF($2^m$) suitable for sequential circuit implementation.

In general, one of the following three methods is employed for division in the Galois field: Fermat’s little theorem [1], [2], the extended Euclid’s algorithm [3]–[8], or a solution of a system of linear equations [9], [10]. When $m$ is large, division algorithms based on the extended Euclid’s algorithm are the most efficient way to implement circuits, because circuits based on them easily can be implemented and have lower area–time products [5], [10]. The algorithm to be proposed in this brief is based on the extended Euclid’s algorithm.

The proposed algorithm requires only one iteration to perform the operations that correspond to the operations performed in two iterations of previously reported division algorithms based on the extended Euclid’s algorithm. In a division algorithm based on the extended Euclid’s algorithm, modular reductions are performed. The previously reported division algorithms sequentially perform two modular reductions in two successive iterations. On the other hand, the proposed algorithm performs them in parallel by changing the order of execution of the operations.

We have designed a sequential circuit that performs the operations in one iteration of the proposed algorithm in one clock cycle. The circuit has a latency of $m$ clock cycles, which is almost half of that of the circuits proposed in [3] and [4]. The critical path delay of the circuit is larger by the delay of a two-input XOR gate compared to that of the circuit proposed in [4] and smaller by approximately the delay of a $2:1$ multiplexer compared to that of the circuit proposed in [3] because of its parallelization of modular reductions.

This brief is organized as follows. In Section II, we explain arithmetic operations in GF($2^m$), the division algorithm based on the extended Euclid’s algorithm proposed by Guo and Wang [5], and its modification for developing the proposed algorithm. In Section III, we propose a fast hardware algorithm for division in GF($2^m$) with parallelization of two modular reductions. In Section IV, we show a design of a circuit based on the proposed algorithm and estimate its computation time and area.

II. PRELIMINARIES

A. Arithmetic Operations in GF($2^m$)

Let

$$G(x) = x^m + g_{m-1}x^{m-1} + \cdots + g_1 x + 1$$  \hspace{1cm} (1)

be an irreducible polynomial on GF($2$), where $g_j \in \{0, 1\}$. Then, an arbitrary element in GF($2^m$) defined by $G(x)$ can be represented as

$$A(x) = a_{m-1}x^{m-1} + \cdots + a_1 x + a_0$$  \hspace{1cm} (2)

where $a_j \in \{0, 1\}$.

Addition and subtraction in GF($2^m$) are defined as polynomial addition and subtraction on GF($2$), respectively. Thus, both are computed with a bitwise XOR operation. Multiplication “$\cdot$” in GF($2^m$) is defined as a polynomial multiplication modulo $G(x)$ on GF($2$). The multiplicative inverse $B^{-1}(x)$ of $B(x)$ in GF($2^m$) is defined as the element that satisfies

$$B(x) \cdot B^{-1}(x) = 1.$$  \hspace{1cm} (3)

Then, division “$\div$” in GF($2^m$) is defined as

$$A(x) \div B(x) = A(x) \cdot B^{-1}(x).$$  \hspace{1cm} (4)
B. Guo and Wang’s Division Algorithm in GF(2^m)

Here, we describe the hardware algorithm for division in GF(2^m) proposed by Guo and Wang [5] and its modification. We will employ the modified algorithm for developing our new algorithm, which is suitable for sequential circuit implementation.

First, we describe Guo and Wang’s algorithm developed for systolic circuit implementation. The feature of this algorithm is that there are two for-loops in it so that bidirectional shifts can be avoided when it is implemented as a circuit. This algorithm computes \( A(x) \div B(x) \cdot x^m \) in the first for-loop and computes \( A(x) \div B(x) \) by dividing the result of the first for-loop by \( x^m \) in the second for-loop.

[Algorithm GW] (Guo and Wang’s Division Algorithm)

1: \( R(x) := B(x); S(x) := G(x) \);
2: \( U(x) := A(x); V(x) := 0 \);
3: \( \delta := 0 \);
4: for \( i = 1 \) to \( 2m \) do
5: if \( r_m = 0 \) then
6: \( R(x) := R(x) \times x \);
7: \( U(x) := U(x) \times x \bmod G(x) \);
8: \( \delta := \delta + 1 \);
9: else
10: \( S(x) := (S(x) - s_m \wedge R(x)) \times x \);
11: \( V(x) := (V(x) - s_m \wedge U(x)) \times x \bmod G(x) \);
12: if \( \delta = 0 \) then
13: \( \begin{bmatrix} R(x) \\ S(x) \\ U(x) \\ V(x) \end{bmatrix} := \begin{bmatrix} S(x) \\ R(x) \\ V(x) \end{bmatrix} \);
14: \( \delta := \delta + 1 \);
16: else
17: \( \delta := \delta - 1 \);
18: end if
19: end if
20: end for
21: for \( i = 1 \) to \( m \) do
22: \( U(x) := U(x) / x \bmod G(x) \);
23: end for
24: output \( U(x) \) as the result.

Note that in Algorithm GW, the modular operations \( "U(x) \times x \bmod G(x)" \) and \( "U(x) / x \bmod G(x)" \) can be calculated as

\[
\begin{align*}
  u_j &:= (u_{m-1} \& g_j) \oplus u_{j-1} \\
  u_j &:= (u_0 \& g_j+1) \oplus u_{j+1}
\end{align*}
\]

for \( 0 \leq j < m \), respectively. Thus, both multiplying by \( x \) and dividing by \( x \) modulo \( G(x) \) can be computed with \( m \) two-input AND gates and \( m \) two-input XOR gates. The computation time of each operation is \( T_X + T_A \), where \( T_X \) and \( T_A \) mean the delay of a two-input XOR gate and a two-input AND gate, respectively.

Next, to make Algorithm GW suitable for sequential circuit implementation, we modify the algorithm so that the value of \( \delta \) can be negative. By this modification, shift registers can be reduced as in [6]–[8] for sequential circuit implementation. The first for-loop of the following algorithm is the same as Yan and Sarwate’s inversion algorithm [8], except that the latter does not perform polynomial reduction on \( U(x) \).

The modified algorithm is given as follows, where the notation \( SEL(flag, A(x), B(x)) \) denotes

\[
SEL(flag, A(x), B(x)) = \begin{cases} 
  A(x), & \text{if flag} = 1 \\
  B(x), & \text{otherwise}
\end{cases}
\]

and the notation \( SGN(a) \) denotes

\[
SGN(a) = \begin{cases} 
  1, & \text{if} \ a < 0 \\
  0, & \text{otherwise}
\end{cases}
\]

\( swap \) is a variable employed as a flag for deciding whether the algorithm assigns \( R(x) \) to \( S(x) \).

[Algorithm MGW] (Modified Version of Guo and Wang’s Division Algorithm)

1: \( R(x) := B(x); S(x) := G(x) \);
2: \( U(x) := A(x); V(x) := 0 \);
3: \( \delta := 0 \);
4: for \( i = 1 \) to \( 2m \) do
5: \( \text{swap} := SGN(\delta) \wedge r_m \);
6: \( \begin{bmatrix} R(x) \\ S(x) \\ U(x) \\ V(x) \end{bmatrix} := \begin{bmatrix} (R(x) - r_m \wedge S(x)) \times x \\ S(x) \\ (U(x) - r_m \wedge V(x)) \times x \bmod G(x) \end{bmatrix} \);
7: \( \delta := (-1)^{\text{swap}} \delta - 1 \);
8: end for
10: for \( i = 1 \) to \( m \) do
11: \( V(x) := V(x) / x \bmod G(x) \);
12: end for
13: output \( V(x) \) as the result.

Note that in the first for-loop of Algorithm MGW, the operation for updating \( U(x) \) takes the maximum time because of modular reduction. This operation is represented as

\[
u_j := u_{j-1} \oplus (r_m \wedge v_{j-1}) \oplus ((u_{m-1} \oplus (r_m \wedge v_{m-1})) \wedge g_j)
\]

(9)

where \( u_j \) and \( v_j \) denote the \( j \)th coefficients of \( U(x) \) and \( V(x) \), respectively. Thus, if we implement the first for-loop of Algorithm MGW as a sequential circuit that performs the operation in one iteration of the algorithm in a cycle, the critical path delay of the circuit will be \( 2T_X + 2T_A \). This value is the same as that of the circuit proposed in [4] and smaller than that of the circuit proposed in [3], which are compared with a circuit based on the proposed algorithm in Section IV.

III. NEW FAST ALGORITHM FOR DIVISION IN GF(2^m)

In this section, we propose a fast hardware algorithm for division in GF(2^m). We employ Algorithm MGW for developing the algorithm to be proposed in this section.

First, we start with merging the second for-loop of Algorithm MGW into the first for-loop. Since the operation in line 7 of Algorithm MGW is performed exactly \( 2m \) times, we can
perform this merger by replacing $m$ arbitrary chosen operations out of the $2m$ operations in line 7 with
\[
\begin{bmatrix}
  U(x) \\
  V(x)
\end{bmatrix} := \begin{bmatrix}
  (U(x) - r_m \land V(x)) \\
  \text{SEL}(\text{swap}, U(x), V(x)) / x \mod G(x)
\end{bmatrix}.
\] (10)

Thus, we modify the algorithm so that it performs the operations of two iterations in one iteration of the first for-loop and replace one of the two operations that update $U(x)$ and $V(x)$ with the above expression.

By the above modification, the operations for $U(x)$ and $V(x)$ in one iteration of the merged algorithm can be represented as
\[
\begin{bmatrix}
  U'(x) \\
  V'(x)
\end{bmatrix} := \begin{bmatrix}
  (U(x) - r_m \land V(x)) \times x \mod G(x) \\
  \text{SEL}(\text{swap}, U(x), V(x))
\end{bmatrix}
\] (11)
\[
\begin{bmatrix}
  U(x) \\
  V(x)
\end{bmatrix} := \begin{bmatrix}
  (U'(x) - r'_m \land V'(x)) \\
  \text{SEL}(\text{swap}', U'(x), V'(x)) / x \mod G(x)
\end{bmatrix}.
\] (12)

Here, $U'(x)$ and $V'(x)$ are intermediate variables for $U(x)$ and $V(x)$, respectively, and $r'_m$ and $\text{swap}'$ are obtained from the result of the first operation as
\[
\begin{cases}
  r'_m := r_{m-1} \oplus (r_m \land s_{m-1}) \\
  \text{swap}' := \text{SGN}((-1)^{\text{swap}} \delta - 1) \land r'_m.
\end{cases}
\] (13)

Note that in (11) and (12), two modular reductions are sequentially performed.

Next, we modify the time of polynomial reduction in the above operations to parallelize the modular reductions. The reason why the modular reductions in (11) and (12) are sequentially performed is that the update of $U'(x)$ in (12) depends on $U'(x)$ in (11), which requires a modular reduction. Let us consider removing the modular reduction in (11). In that case, $U'(x)$ will be a polynomial with degree $m$ or less and its constant term will be zero. Thus, to update $U(x)$ by (12), we need to perform a polynomial reduction of $U'(x)$. However, we do not need to perform a polynomial reduction of $V'(x)$ because it is already a polynomial with degree less than $m$. Similarly, to update $V'(x)$ by (12), we need to perform a polynomial reduction of $U'(x)/x$ because its constant term is zero. Therefore, we can replace (11) and (12) with
\[
\begin{bmatrix}
  U(x) \\
  V(x)
\end{bmatrix} := \begin{bmatrix}
  (U(x) - r_m \land V(x)) \times x \\
  \text{SEL}(\text{swap}, U(x), V(x))
\end{bmatrix}
\] (14)
\[
\begin{bmatrix}
  U'(x) \\
  V'(x)
\end{bmatrix} := \begin{bmatrix}
  (U'(x) \mod G(x)) - r'_m \land V'(x) \\
  \text{SEL}(\text{swap}', U'(x), V'(x)) / x \mod G(x)
\end{bmatrix}.
\] (15)

without any influence on the result. The above two operations are performed as
\[
\begin{cases}
  u'_j := u_{j-1} \oplus (r_m \land v_{j-1}); \\
  v'_j := \text{SEL}(\text{swap}, u_j, v_j); \\
  u_j := u'_j \oplus (u'_m \land g_j) \oplus (r'_m \land v'_j); \\
  v_j := \text{SEL}(\text{swap}', u'_{j+1}, v'_{j+1} \oplus (v'_0 \land g_{i+1})
\end{cases}
\] (16)

where $u'_j$, $v'_j$, and $g_j$ denote the $j$th coefficients of $U'(x)$, $V'(x)$, and $G(x)$, respectively. The proposed hardware algorithm is given as follows.

[Algorithm DEEA] (Proposed Division Algorithm)
1: $R(x) := B(x); S(x) := G(x)$;
2: $U(x) := A(x); V(x) := 0$;
3: $\delta := 0$;
4: for $i = 1$ to $m$ do
5: $\text{swap} := \text{SGN}(\delta) \land r_m$;
6: $R'(x) := \begin{bmatrix}
  (R(x) - r_m \land S(x)) \times x \\
  S'(x)
\end{bmatrix}$;
7: $U'(x) := \begin{bmatrix}
  (U(x) - r_m \land V(x)) \times x \\
  V'(x)
\end{bmatrix}$;
8: $\delta := (-1)^{\text{swap}} \delta - 1$;
9: $\text{swap} := \text{SGN}(\delta') \land r'_m$;
10: $R'(x) := \begin{bmatrix}
  (R(x) \mod G(x)) - r'_m \land V'(x) \\
  S'(x)
\end{bmatrix}$;
11: $U'(x) := \begin{bmatrix}
  (U'(x) \mod G(x)) - r'_m \land V'(x) \\
  \text{SEL}(\text{swap}', U'(x), V'(x)) / x \mod G(x)
\end{bmatrix}$;
12: $\delta := (-1)^{\text{swap}} \delta' - 1$;
13: end for
14: output $V(x)$ as the result.

IV. CIRCUIT BASED ON THE PROPOSED ALGORITHM
A. Circuit Design

We have designed a sequential circuit that performs the operations in one iteration of the proposed algorithm in a cycle. Fig. 1 shows a block diagram of the circuit. Fig. 2(a)–(d) shows the basic cells of the circuit. Reg-$R$, Reg-$S$, Reg-$U$, Reg-$V$, Reg-$G$, Reg-$\Delta$, and Reg-$\text{sgn}$ are registers for storing $R(x)$, $S(x)$, $U(x)$, $V(x)$, $G(x)$, $\Delta (= 2^{m-\delta})$, and the sign of $\delta$, respectively. Fig. 2(e) shows the controller of the circuit. Note that to accelerate the circuit, we employ 1-hot counter for $\delta$ that

![Block Diagram of the Circuit](image)
consists of Reg-$\Delta$ and Reg-$\text{sgn}$, which holds 1 if $\delta$ is negative. $\text{RS-calc}$ is the part that updates the polynomials $R(x)$ and $S(x)$ as

$$
\begin{align*}
\begin{aligned}
r_j' & := r_{j-1} \oplus (r_m \wedge s_{j-1}) \\
s_j' & := \text{SEL}(\text{swap}, r_j, s_j) \\
r_j & := r_j' \oplus (r_m' \wedge s_{j-1}') \\
s_j & := \text{SEL}(\text{swap'}, r_j', s_j')
\end{aligned}
\end{align*}
$$

and consists of $(m+1)$ $\text{RS-cells}$. $\text{UV-calc}$ is the part that updates the polynomials $U(x)$ and $V(x)$ according to (16) and consists of $m$ $\text{UV-cells}$ and one $\text{UV-cell2}$ at the far left of $\text{UV-calc}$. $\Delta$-$\text{calc}$ is the part that updates $\Delta$ and consists of $(m+1)\Delta$-cells.

The value of $|\delta|$ is updated as

$$
|\delta| := \begin{cases} 
\delta + 1, & \text{if } \delta = 0 \text{ and } r_m = 0 \\
\delta - 1, & \text{otherwise} 
\end{cases}
$$

and the sign of $\delta$ “$\text{sgn}$” is updated as

$$
\text{sgn} := \begin{cases} 
1, & \text{if } \delta = 0 \text{ or } (\delta < 0 \text{ and } r_m = 0) \\
0, & \text{otherwise} 
\end{cases}
$$

Therefore, the control signals of the circuit, i.e., $\text{swap}$, $\text{swap'}$, $\text{shift1}$, and $\text{shift2}$, are computed as

$$
\begin{align*}
\text{swap} & := \text{sgn} \wedge r_m \\
\text{swap'} & := \text{sgn'} \wedge r_m' \\
\text{sgn'} & := \Delta_m' \lor (\text{sgn} \wedge \tau_m) \\
\text{sgn} & := \Delta_m \lor (\text{sgn'} \wedge \tau_m) \\
\text{shift1} & := \Delta_m' \lor (\text{sgn} \wedge \tau_m) \\
\text{shift2} & := \Delta_m \lor (\text{sgn'} \wedge \tau_m)
\end{align*}
$$

Note that the value of $\text{sgn'}$ is the same as that of $\text{shift1}$, and the value of $\text{sgn}$ in the next iteration is the same as that of $\text{shift2}$.

From (16)–(20), the critical path of a circuit based on the proposed algorithm will be the path from $r_m$ to $u_j$ via $r_m'$ with a delay of $3T_X + 2T_A$. Since a circuit based on the proposed circuit has a bit-slice structure, we can perform place and route with relative ease.

B. Comparison With Previously Proposed Circuits

We have compared the circuit based on the proposed algorithm with two previously proposed division circuits designed as sequential circuits. Note that for fair comparison about computation time, we have employed a 1-hot counter as the counter of Brunner et al.’s division circuit, although the original circuit employs a binary counter. Table I shows a comparison of the circuits, where the number of transistors is based on the assumption that a two-input AND gate, a two-input OR gate, a two-input XOR gate, a 2 : 1 multiplexer, and a 1-bit latch consist of four, six, six, six, and eight transistors, respectively, as in [4].

The critical path delay of the circuit based on this algorithm is larger by the delay of a two-input XOR gate compared to that of the circuit proposed in [4]. The circuit based on the proposed algorithm has a latency of $m$ clock cycles, which is almost half of that of the previously proposed circuits.

C. Logic Synthesis Results

We have described the circuit designed in Section IV-A with SystemVerilog. To evaluate the proposed algorithm, we have also described three circuits. One is the circuit proposed by Brunner et al. [3], another is the circuit proposed by Kim et al. [4], and the third is the circuit that performs the operations performed in two clock cycles of Kim et al.’s circuit in one clock cycle and denoted as “Kim et al.’s (duplicated)” in what follows.

We have synthesized them with Synopsys Design Compiler using the Rohm 0.18-$\mu$m CMOS standard cell library provided by the VLSI Design and Education Center, University of Tokyo. Table II shows the result of logic synthesis. The computation time is the product of the critical path delay and the latency.

The computation time of the circuit based on the proposed algorithm has been estimated to be over 35% smaller than that of the previously proposed circuits, and approximately 10%...
TABLE I

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Latency [clock cycle]</td>
<td>$2m$</td>
<td>$2m - 1$</td>
<td>$m$</td>
</tr>
<tr>
<td>Throughput [result / cycle]</td>
<td>$1/2m$</td>
<td>$1/(2m - 1)$</td>
<td>$1/m$</td>
</tr>
<tr>
<td>Critical Path Delay</td>
<td>$2T_A + 2TX + 2TM$</td>
<td>$2T_A + 2TX$</td>
<td>$2T_A + 3TX$</td>
</tr>
<tr>
<td>Register Size [bit]</td>
<td>$6m + 4$</td>
<td>$6m + 3$</td>
<td>$6m + 4$</td>
</tr>
<tr>
<td># of Gates</td>
<td>2-input AND gate</td>
<td>$3m + 5$</td>
<td>$6m + 7$</td>
</tr>
<tr>
<td></td>
<td>2-input OR gate</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td></td>
<td>2-input XOR gate</td>
<td>$3m + 1$</td>
<td>$6m + 3$</td>
</tr>
<tr>
<td></td>
<td>2:1 MUX</td>
<td>$9m + 5$</td>
<td>$6m + 4$</td>
</tr>
<tr>
<td># of Transistors</td>
<td>$132m + 90$</td>
<td>$96m + 56$</td>
<td>$144m + 114$</td>
</tr>
<tr>
<td>AF-product</td>
<td>$O(m^3)$</td>
<td>$O(m^3)$</td>
<td>$O(m^2)$</td>
</tr>
</tbody>
</table>

Table II

Logic Synthesis Results (0.18-μm CMOS Technology)

<table>
<thead>
<tr>
<th>$m$</th>
<th>Circuit</th>
<th>Critical Path Delay [ns]</th>
<th>Area [mm²]</th>
<th>Comp. Time [ns]</th>
<th># of Cells</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>Kim et al.'s [4]</td>
<td>1.231</td>
<td>0.1172</td>
<td>313.9</td>
<td>3,445</td>
</tr>
<tr>
<td></td>
<td>Kim et al.'s (duplicated)</td>
<td>1.834</td>
<td>0.1493</td>
<td>234.8</td>
<td>5,211</td>
</tr>
<tr>
<td></td>
<td>Brunner et al.'s [3]</td>
<td>1.882</td>
<td>0.1425</td>
<td>481.8</td>
<td>5,555</td>
</tr>
<tr>
<td></td>
<td>Proposed</td>
<td>1.592</td>
<td>0.1316</td>
<td>202.6</td>
<td>4,536</td>
</tr>
<tr>
<td>256</td>
<td>Kim et al.'s</td>
<td>1.289</td>
<td>0.2219</td>
<td>658.7</td>
<td>7,328</td>
</tr>
<tr>
<td></td>
<td>Kim et al.'s (duplicated)</td>
<td>1.818</td>
<td>0.2881</td>
<td>465.4</td>
<td>9,527</td>
</tr>
<tr>
<td></td>
<td>Brunner et al.'s</td>
<td>1.826</td>
<td>0.2692</td>
<td>934.9</td>
<td>8,774</td>
</tr>
<tr>
<td></td>
<td>Proposed</td>
<td>1.576</td>
<td>0.2955</td>
<td>403.5</td>
<td>10,450</td>
</tr>
<tr>
<td>512</td>
<td>Kim et al.'s</td>
<td>1.343</td>
<td>0.4103</td>
<td>1,343.2</td>
<td>13,347</td>
</tr>
<tr>
<td></td>
<td>Kim et al.'s (duplicated)</td>
<td>1.838</td>
<td>0.5411</td>
<td>941.1</td>
<td>17,196</td>
</tr>
<tr>
<td></td>
<td>Brunner et al.'s</td>
<td>1.913</td>
<td>0.5358</td>
<td>1,958.9</td>
<td>18,434</td>
</tr>
<tr>
<td></td>
<td>Proposed</td>
<td>1.612</td>
<td>0.5564</td>
<td>825.4</td>
<td>18,532</td>
</tr>
</tbody>
</table>

smaller than that of Kim et al.’s (duplicated). The area of the circuit based on the proposed algorithm has been estimated to be only 30% larger than that of Kim et al.’s circuit.

V. Conclusion

We have proposed a fast hardware algorithm for division in $GF(2^m)$. It is based on the extended Euclid’s algorithm and requires only one iteration to perform the operations that correspond to two iterations in previously reported division algorithms with parallel execution of modular reductions in one iteration.

We have designed a sequential circuit based on the proposed algorithm that performs one iteration of the algorithm in one clock cycle. The circuit has a latency of $m$ clock cycles, which is almost half of that of the previously proposed circuits. It has almost the same critical path delay as the previously proposed circuits because of its parallelism. Therefore, it can compute division in $GF(2^m)$ much faster than the previously proposed circuits. The area of the circuit based on the proposed algorithm has been estimated to be only 30% larger than that of the circuit proposed in [4] with logic synthesis.

We can employ a two-level 1-hot counter [7] for storing the value of $|\delta|$ to reduce the area of the circuit instead of a 1-hot counter. It consists of $\delta_h$-bit and $\delta_l$-bit 1-hot counters, where $m + 1 \leq \delta_h \cdot \delta_l$, and $\delta_h \approx \delta_l \approx \sqrt{m}$. Thus, we can significantly reduce the register size and the number of 2:1 multiplexers without a high cost for critical path delay.

ACKNOWLEDGMENT

The authors would like to thank Assoc. Prof. K. Takagi of Nagoya University for his valuable advice.

REFERENCES